Abstract-This brief describes a 14-b 10-kS/s successive approximation register analog-to-digital converter (ADC) for biomedical applications. In order to achieve enhanced linearity, a uniform-geometry nonbinary-weighted capacitive digital-toanalog converter is implemented. In addition, a secondary-bit approach to dynamically shift decision levels for error correction is employed. To reduce the power consumption, the ADC also features a power-optimized comparator with bias control. Prototyped in a 65-nm CMOS process, the ADC consumes 1.98 μW and provides an effective number of bit (ENOB) of 12.5 b at 0.8 V while occupying an active area of 0.28 mm 2 .
I. INTRODUCTION
H IGH-RESOLUTION low-speed ADCs are critical components in health monitors for capturing bioelectric signals [1] . Since biomedical systems are typically attached to the human body and powered by small batteries, ultralow-power operation becomes paramount. Although SAR ADCs exhibit high energy efficiency, they are limited to moderate resolutions mainly due to capacitor mismatch and comparator noise. To minimize the mismatch error of a binary-weighted capacitor array, analog calibration using additional digital-to-analog converters has been proposed in [2] . As an alternative, dithering technique has been used to effectively suppress the spurs and improve the digital-to-analog converter (DAC) linearity. The added dither is later digitally subtracted from the output code [3] or pushed out of the signal band using oversampling [4] . Instead of a binary-weighted converter, a nonbinary-weighted converter without any calibration is implemented in this work. The nonbinary-weighted converter introduces redundancy during bit decisions. However, in such a sub-radix-2 network, it is impossible to dimension the array capacitors with multiples of a unit capacitor due to the remaining fractional part. The nonuniform geometry degrades the DAC linearity and requires some form of calibration [5] . In this brief, the nonbinary-weighted array capacitance is rounded to the nearest integer, thereby leading to a uniform geometry for linearity enhancement.
Although the regenerative latch is commonly used as the comparator for moderate-resolution SAR ADCs [6] , the noise requirement on high-resolution comparators cannot be met with a single latch. Averaging the comparison result for noisesensitive conversion steps has been utilized to enhance the accuracy of the latch, but this approach only helps the ADC to achieve an signal-to-noise-and-distortion ratio (SNDR) up to 70 dB [3] , [4] . In this brief, a single-pole amplifier with gain enhancement is used as a preamplification stage. Analysis has been performed to minimize the power consumption while meeting the noise specification. To further decrease the static power of the amplifier, the amplifier is switched off once the dynamic latch completes regeneration and starts again at the beginning of the next conversion step. Moreover, considering that the ADC is able to correct early decision errors owing to the redundancy, half of the bias current is switched off during the conversion of high-weighted bits, thereby further reducing the power consumption. The brief is organized as follows. Section II describes the ADC architecture and the circuit implementation. The measurement results and comparison with previous works are presented in Section III, followed by the conclusion in Section IV.
II. ARCHITECTURE AND CIRCUIT IMPLEMENTATION
The architecture of the proposed SAR ADC is shown in Fig. 1 . It comprises a nonbinary-weighted differential capacitive DAC, a comparator, and a synchronous successive approximation register. Full-range differential inputs are sampled on the top plate of the capacitive array through bootstrapped switches.
A. Capacitive DAC
To achieve a 14-b resolution, the ADC has 16 conversion steps with a radix of 1.86. A split array, as shown in Fig. 2 , consisting of an 11-b main DAC and a 5-b sub-DAC with a bridge capacitor is implemented due to its good tradeoff among matching, complexity of wire routing, and area. To achieve a uniform geometry for better linearity, the nonbinary-weighted array capacitance is rounded to the nearest integer. The dynamic range of the DAC after rounding is guaranteed to be larger than the targeted 14-b resolution. In addition, a code mapping is performed to ensure no missing code. A custom-made unit capacitor is implemented to increase the capacitor density, and its sandwich structure helps to protect the sensitive top-plate node. The unit capacitor is 26.9 fF, leading to a total sampling capacitor of 28.8 pF per differential branch. The sampling noise results in 2.85-dB loss of signal-to-noise ratio at 1-V supply. Furthermore, in order to keep a quiet substrate below the capacitive array, a guard ring of P-substrate is put around the capacitive array.
For a nonbinary-weighted split DAC with a radix of r, the corresponding weights of the capacitors at the two terminals of the bridge capacitor (denoted as C b ) also follow the same radix. Hence, C b can be approximated to C u /(r − 1), which, in this case, is calculated to be 1.16× bigger than the unit capacitor. In addition, the top plate of the bridge capacitor is connected to the sub-DAC to minimize the linearity error introduced by the parasitic capacitance.
Although a redundant ADC is known for its ability to correct early decision errors by later steps, the ADC can only correct underapproximation but not overapproximation because the entire redundancy is above the decision level [7] . Hence, to enable the ADC to correct both cases, it is necessary to shift the decision levels to the middle of the redundancy range, as depicted in Fig. 3 . In [5] , additional capacitors beside the original array are used to do the level shift. A more efficient approach is to switch on two bits simultaneously [8] , in which one is the decision bit and the other is a lower-weighted bit. Once the decision is made, the secondary bit returns to its initial status. The secondary bit is expected to have a weight about half of the redundancy corresponding to the decision bit. In order to locate the position of the secondary bit, it can be written as
where W j is the weight of the decision bit and k is the distance between the secondary bit and the decision bit. In this brief, the code distance is calculated to be 4 [7] , and the secondarybit approach is utilized to do the level shift for the eight highweighted bits from D15 to D8. 
B. Comparator
The block diagram of the comparator is shown in Fig. 4 . A single-pole amplifier (SPA) as the preamplification stage precedes a dynamic latch in order to isolate the latch kickback noise, decrease the input-referred noise, and mitigate the metastability error. In addition, a succeeding set-reset latch stores the comparison result for an entire clock cycle. To decrease the static power of the SPA, the SPA is switched off once the dynamic latch completes regeneration and starts again at the beginning of the next conversion step. Another benefit of the switch-off action is to suppress the 1/f noise.
A schematic view of the SPA is given in Fig. 5 . The amplifier uses diode-connected loads and a cross-coupled transistor pair that provides positive feedback for gain enhancement [10] . The simplified expression for the dc gain of the amplifier is given by
where g m1 , g m3 , and g m5 refer to the transconductance of the input pair, the diode-connected load pair, and the feedback pair, respectively. As the drain current noise of the input transistor normally dominates, for simplicity, the noise contribution from the load transistors is neglected, and the input-referred thermal noise of the amplifier is expressed as [9] 
where k is the Boltzmann constant, T is the absolute temperature, γ is the noise factor, and B n is the noise bandwidth of the amplifier, which can be written in terms of f 3 dB as
Hence, (3) can be further expressed in terms of bandwidth f 3 dB and gain-load product AC L as
Assuming that the noise power is designed to be no larger than the quantization noise power of the ADC, the lower bound of g m1 can be derived from (5) . In this brief, the minimum g m1 is calculated to be 45 μS for a 14-b resolution and a 10-kS/s sampling rate at 1 V. Consequently, the input transistor carries about 1.2-μA bias current, providing a simulated g m of 50 μS. The simulated input-referred noise power of the amplifier is 250 pV 2 with a 3-dB bandwidth of 300 kHz. The diode-connected load and the feedback pair are implemented with multiples of three and two NMOS transistors, respectively. Hence, the dc gain is tripled, and its simulated result is 9 (19 dB). Following (6), the capacitive load at the output of the preamplifier is chosen to be 2.8 pF. Since the preamplifier provides a gain of more than 8, the dynamic latch is designed to have an 11-b resolution.
Considering that the ADC is able to correct early decision errors owing to the redundancy, to further decrease the power consumption, half of the bias current is switched off during the conversion of the six most significant bits from D15 to D10, including the sampling phase. The bias control logic and the time sequence are shown in Fig. 6 . When the signal, denoted as Ctrl, becomes high, the comparator reduces half of the bias current. The reduction of the bias current hardly affects the dc gain of the preamplifier, but it changes the output commonmode voltage. This results in the variation of the input-referred offset of the succeeding latch. Simulation results confirm that the offset variation at the input of the entire comparator is kept lower than 1 LSB of the ADC. Consequently, the bias-control approach reduces the comparator power by 20%. 
C. SAR Digital Logic
The block diagram of the synchronous SAR control logic is shown in Fig. 7 . It consists of a shift register, a set of positivetransparent latches, and a combinational switching logic. The shifter register generates approximation pulses, the latch stores the comparator decision, and the combinational logic generates control signals for the bottom-plate switches of the differential DAC. A total of 17 clock cycles are required to complete one conversion: one for sampling and 16 for bit decisions.
The digital postprocessing logic is shown in Fig. 8 , which comprises a memory block storing the bit weights, a full adder, a register, and a 14-b output latch. The entire postprocessing is divided into two phases: 1) If a comparator decision is high, the corresponding bit weight is to be accessed from the memory and added into the register; if the decision is low, the register is left unchanged; 2) At the end of the conversion, the register contains the digital representation of the input, and the result is rounded off to 14 b. In this brief, the postprocessing logic is implemented in software for flexibility during the testing of the prototype chip. The power consumption of this block is estimated to be 100 nW.
III. MEASUREMENT RESULTS
The implemented ADC with a core area of 0.28 mm 2 was fabricated in a 65-nm CMOS process. A photograph of the chip is shown in Fig. 9 . The unmarked part around the ADC core includes the decoupling capacitors and the I/O buffers for the pads. The 10-kS/s ADC was measured at two supply modes: 1 and 0.8 V. Fig. 10 shows the static performance of the ADC. At 1 V, the peak differential nonlinearity (DNL) error is +1.47/−0.64 LSB, and the peak integral nonlinearity (INL) error is +1.63/−2.77 LSB; at 0.8 V, the peak DNL error is +2.28/−0.90 LSB, and the peak INL error is +2.22/−2.26 LSB. Figs. 11 and 12 show the dynamic performance of the ADC at 1 and 0.8 V, respectively. The amplitude of the test stimulus was set to be −0.3 dBFS. The SNDR remains almost constant over the entire bandwidth with a minimum value of 77.0 dB at 0.8 V, providing 12.5 effective number of bit (ENOB). The ADC consumes 2.48 and 1.98 μW at 1 and 0.8 V, respectively. About 78% of the total power is dissipated in the comparator, 20% in the DAC, and 2% in the digital control logic. Table I summarizes the ADC performance and compares it to other works employing SAR architecture with comparable accuracy. In addition, Fig. 13 shows the conversion energy versus SNDR of Nyquist SAR ADCs, oversampling ADCs from [14] , and this work. [14] , and this work.
IV. CONCLUSION
This brief has presented a low-power high-resolution SAR ADC in 65-nm CMOS for biomedical applications. The ADC achieves 12.5 ENOB with a power consumption of 1.98 μW at 10 kS/s and 0.8 V. It utilizes a low-power design strategy and the combined techniques which aim to achieve high resolution for Nyquist SAR ADC while still meeting the lowpower consumption. It employs a sub-radix-2 network, in which the nonbinary-weighted array capacitance is rounded to the nearest integer to achieve a uniform geometry for linearity enhancement. In addition, to reduce the power consumption, the ADC also features a power-optimized comparator based on the noise analysis. Moreover, considering that the ADC is able to correct early decision errors owing to the redundancy and the dynamical decision-level shift, half of the bias current is switched off during the conversion of high-weighted bits, thereby further reducing the power consumption of the comparator by 20%. The Walden figure of merit (FOM) of the ADC is 34.2 fJ/conversion step, and the thermal FOM is 171 dB.
